Department of Electronics & Communication Engineering

The LNM Institute of Information Technology

Dr. Kusum Lata

Personal Information
Name Dr. Kusum Lata
Designation Associate Professor
Department Electronics & Communication Engineering
URL
Date of Joining -
Research Area :
Digital System Design using FPGAs, Design for Testability, Hardware Security
Courses Taught
UG Courses Digital Circuits and Systems, Semiconductor Devices, Digital System Design using FPGAs
PG Courses Design for Testability, Digital System Design using FPGAs
Contact Information
Address LNMIIT Campus
City JAIPUR
State RAJASTHAN
Country INDIA
Email Address kusum@lnmiit.ac.in
Phone [Mobile] -
Office Extention 0
Academic Information
Degree/Diploma Institute/ Organization Year Branch/Specialization
1 M. Tech.  ( Master of Technology ) SSEM 2003 IIT Roorkee
2 M.Sc.  ( Master of Science ) Physics 2001 IIT Roorkee
3 Ph. D.  ( Doctor of Philosophy ) VLSI 2010 Indian Institute of Science (IISc), Bangalore
Research Publications
 
1 Priyanka Gupta, Sandeep Saini, Kusum Lata, " Securing QR codes by RSA on FPGA" in IEEE 6th International Conference on Advances in Computing, Communications and Informatics (ICACCI - 2017) to be held in Manipal University, Karnatka, India, 13-16 September, 2017.    SEPT  2017      


2 Surbhi Chhabra, Kusum Lata, "Analysis of AES Cryptosystem in the Existence of Hardware Trojan" in IEEE 6th International Conference on Advances in Computing, Communications and Informatics (ICACCI - 2017) to be held in Manipal University, Karnatka, India, 13-16 September, 2017.    SEPT  2017      


3 Ayushparth Sharma and Kusum Lata,“ Low-Leakage and Process-Variation-Tolerant Write-Read Disturb-Free 9T SRAM Cell Using CMOS and FinFETs”, 17th International Symposium on Quality Electronic Design (ISQED - 2016), March 14-16, 2016, Santa Clara, CA, United States.      2016      


4 Kusum Lata and Akshay Mann, “Assertion Based Functional Verification Analysis of AMBA-AHB using System Verilog”, International Journal of Circuits and Architecture Design (IJCAD), ISSN: 2051-7025 (Print), 2051-7033 (Online), Publisher: Inderscience Publishers, 2014, Vol. 1, no. 2, pp. 174-192.      2014      


5 Kusum Lata and Subir K Roy, “Formal Verification of Analog and Mixed Signal Designs using SPICE Circuit Simulation Traces’, in Special Issue on Verification and Testing Challenges in Future Microprocessor and SoC Designs of Journal of Electronic Testing: Theory and Applications (JETTA),ISSN: 0923-8174 (print version), ISSN: 157300727 (electronic version), Journal no. 10836, Publisher: Springer, Volume 29, Issue 5, pp 715- 740, October 2013.      2013      


6 Kusum Lata and Manoj Kumar, “All Digital Phase-Locked Loop (ADPLL): A Survey”, International Journal of Future Computer and Communication (IJFCC, ISSN: 2010-3751), Vol. 2, No. 6, pp 551-555, 2013.      2013      


7 Kusum Lata and Manoj Kumar, “FPGA Implementation of FSK Decoder using ADPLL”, Proceedings of IEEE International Multi Conference on Automation, Computing, Control, Communication and Compressed Sensing (iMac4s- 2013), March 22-23, 2013 , Kerala, India.      2013      


8 Kusum Lata and Manoj Kumar, “ADPLL Design and Implementation on FPGA”, Proceedings of IEEE International Conference on Intelligent Systems and Signal Processing (ISSP-2013), March 1-2, 2013, Gujarat, India.      2013      


9 Manoj Kumar and Kusum Lata, “FPGA Implementation of ADPLL with Ripple Reduction Techniques”, International Journal of VLSI Design & Communication Systems (VLSICS, ISSN: 0976 - 1527), Vol. 3, No. 2, pp 99 – 106, April 2012.      2012      


10 Manoj Kumar and Kusum Lata, “ALL Digital Phase-Locked Loop (ADPLL): A Survey”, Proceedings of the 4th International Conference on Electronics Computer Technology (ICECT 2012), April 6-8, 2012, Kanyakumari, India.      2012      


11 Jairam Sukumar, Subir K Roy, Kusum Lata and Navakanta Bhat “Formal Verification of Hybrid Automotive Systems” Motion Control, Federico Casolo (Ed.), ISBN: 978-953-7619-55-8, p.p.141-162, Publisher: InTech, 2010.      2010      


12 Kusum Lata, H S Jamadagni, “Formal Verification of Full Wave Rectifier using SPICE Simulation Traces” 11th International Symposium on Quality Elecronic Design (ISQED 2010), March 22-24, 2010, San Jose, CA, USA.      2010      


13 Kusum Lata, H S Jamadagni, “Formal Verification of Tunnel Diode Oscillator with Temperatures”, 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), Jan. 18-21, 2010, Taipei, Taiwan.      2010      


14 Kusum Lata, H S Jamadagni, “Formal Verification of Full Wave Rectifier: A Case Study”, IEEE 8th International Conference on ASIC (IEEE ASICON 2009), October 20-23, 2009-Changsha, China.      2009      


15 Kusum Lata, Subir K Roy, H S Jamadagni, “Towards Formal Verification of Analog Mixed Signal Designs using SPICE Circuit Simulation Traces”, 1st Asia Symposium on Quality Electronic Design, July 15-16 2009, KL, Malaysia (Outstanding Research Paper Award)      2009      


16 Jairam S., Kusum Lata, Subir K. Roy and Navakanta Bhat, “Verification of a MEMS based adaptive cruise control system using simulation and semi-formal approaches”, Proceedings of 15th IEEE International Conference on Electronics, Circuits and Systems, Aug-Sep,2008 ( ICECS 2008 ), Malta.      2008      


17 Kusum Lata, Jairam Sukumar, Subir Roy, H S Jamadagni, “Case Studies Towards a Platform Independent Framework for Formal Verification of Hybrid Systems” 12th IEEE VLSI Design And Test Symposium (VDAT), July 23-26 2008, Bangalore, India.      2008      


18 Jairam S., Kusum Lata, Subir K. Roy and Navakanta Bhat, “Formal Verification of a MEMS Based Adaptive Cruise Control System”, Proceedings of 11th International Conference on Modeling and Simulation of Micro Systems, June 2008, Boston, USA      2008      


Academic Experience
 
Name of Institute Duration From Duration To
1 Indian Institute of Information Technology, Allahabad 2010 2013
Industrial Experience
 
Name of Industry Duration From Duration To
1 Intel India Pvt. Ltd, Bangalore India 2005 2005
Training/Conferences/Short Term Courses Attended
Month Year Information
1 MAR 2012 MOS-AK/GSA India2012- International Workshop on “Device Modeling of Microsystems”, organized by Indian National Academy of Engineering (INAE) on March 16-18 2012 at Jaypee Institute of Information Technology, Noida.
2 DEC 2011 10-days ISTE workshop on “Solar Photovoltaics: Fundamentals, Technologies and Applications” under the National Mission on Education through ICT (MHRD, Govt. of India) and Ministry of New and Renewable Energy organized by IIT- Bombay from December 12 to December 22, 2011.
3 JAN 2007 Two-day workshop on “Next Generation Design and Verification Methodologies for Distributed Embedded Control Systems” organized by General Motors R&D, India Science Lab on January 5-6 2007 at the NIAS auditorium, IISc campus, Bangalore, India.
4 JAN 2006 Two-Day workshop on “Electronics System Level Design” organized by VLSI society of India and IEEE Circuits and Systems Society (Bangalore Chapter) on January 9-10, 2006 at Indian Institute of Science (IISc) ,Bangalore, India.
5 FEB 2005 Two-Day workshop on “Low Power Design Techniques” organized by VLSI society of India, IEEE Circuits and Systems Society (Bangalore Chapter) and IEEE Electron Devices and Solid State Circuits Society (Bangalore Chapter) on February 25-26, 2005 at Indian Institute of Science (IISc) ,Bangalore, India.
6 JUN 2012 Three-week UGC-NRCPS sponsored Summer School on “Techniques for Design, Fabrication and Computation of Integrated Circuits – TECHNOMICS-12”, organized by Institute of Radio Physics and Electronics, University of Calcutta (A UGC Networking Resource Centre in Physical Sciences), from May 23 to June 13, 2012.
7 JAN 2007 20th IEEE International conference on VLSI Design, January 6-10, 2007, Bangalore, India.
8 JAN 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), January 18 - 21, 2010, Taipei, Taiwan.
9 OCT 2009 The IEEE 8th International Conference on ASIC (IEEE ASICON 2009), October 20-23, 2009-Changsha, China.
10 JULY 2009 1st Asia Symposium on Quality Electronic Design (IEEE ASQED 2009), July 15-16 2009, Kula Lumpur, Malaysia.
11 JULY 2008 12th IEEE VLSI Design and Test Symposium (VDAT 2008), July 23-26, 2008, Wipro Campus, Electronics City, Hosur Road, Bangalore, India.
12 FEB 2014 Four Days Workshop on "Outcome Based Accreditation Process" on 3rd, 17th, 18th & 19th February, 2014, organized by the National Board of Accreditation, New Delhi at Nodal Centre, The LNM Institute of Information Technology, Jaipur, Rajasthan.
13 SEPT 2014 One Week Faculty Development Program from 22 September- 27 September, 2014 at Microsoft Office, Bangalore, India
14 JUN 2014 Two weeks, International Summer & Winter Term on " Advanced Formal Techniques in Design, Verification and Testing of Digital Integrated Circuits" from June 16 - June 27, 2014, organized by Indian Institute of Technology, Kharagpur.
15 JULY 2015 AICTE sponsored One Week Short Term Course on " Recent Advances in Nanobiophotonics (From Lab to Clinic)" from July 13 - 17, 2015, organized by Indian Institute of Technology (IIT), Roorkee.
Training/Conferences/Short Term Courses Conducted
Month Year Information
1 NOV 2012 Two Days National Workshop on “Timing Analysis of Digital VLSI Circuits” held on November 3 - 4, 2012, organized by Indian Institute of Information Technology, Allahabad (IIIT-A), sponsored by Department of Electronics and Information Technology (DeitY), Ministry of Communications & Information Technology ( MCIT ) , Govt. of India, New Delhi
2 DEC 2012 Organizing Committee Member for “Science Conclave 2012” (A Science Popularization Program), A Joint Initiative of MHRD & DST, Govt. of India, organized by IIIT-Allahabad.
3 DEC 2011 Organizing Committee Member for “Science Conclave 2011” (A Science Popularization Program), A Joint Initiative of MHRD & DST, Govt. of India, organized by IIIT-Allahabad.
4 DEC 2010 Organizing Committee Member for “Science Conclave 2010” (A Science Popularization Program), A Joint Initiative of MHRD & DST, Govt. of India, organized by IIIT-Allahabad.
5 JULY 2012 Organizing Committee member for “One Day National Workshop on Electronics System Design & Manufacturing (ESDM)” on 18th July’2012, Organized By IIIT- Allahabad & Sponsored by DIT, Ministry of Communications and IT (MCIT), Govt. of India.
6 SEPT 2012 Organizing Committee member for International Workshop on Antenna and RF Section Design for Low Power Applications, September 27-30, 2012 Organized By IIIT- Allahabad & Co-Sponsored by IEEE UP Section.
7 JAN 2015 Convenor for Three days Workshop on "Modeling, Simulation and Computational Techniques" held at LNMIIT Jaipur from January 15-17, 2015
8 SEPT 2015 Coordinator for Three days National Workshop on " "VLSI and Embedded Systems Design using Xilinx Vivado Design Suite & Zybo SoC" (VESD-2015) from September 25 - 27, 2015, in association with CoreEl Technologies Pvt. Ltd and Xilinx.
9 JUN 2017 SUMMER INTERNSHIP CUM TRAINING PROGRAM ON VLSI AND EMBEDDED SYSTEMS DESIGN,19TH JUNE TO 14TH JULY 2017 at LNMIIT Jaipur
10 JUN 2016 SUMMER INTERNSHIP CUM TRAINING PROGRAM ON VLSI AND EMBEDDED SYSTEMS DESIGN,13TH JUNE TO 10TH JULY 2016 at LNMIIT Jaipur
11 AUG 2016 2 Days workshop on ASIC Design Flow using Mentor Graphics Tools, in association with CoreEL India Pvt. Ltd, from 30 August to 31 August, 2016